

10/24/00
10957 U.S. PTO

10-25-00 A

Please type a plus sign (+) inside this box →

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL <small>(Only for new nonprovisional applications under 37 CFR 1.53(b))</small>		Attorney Docket No. TI-30674
		First Named Inventor or Application Identifier Robert B. Staszewski
Title HYBRID OF PREDICTIVE AND CLOSED-LOOP PHASE-DOMAIN DIGITAL PLL ARCHITECTURE		
		Express Mail Label No. EL 547741746US

10/24/00
109516 PTO

APPLICATION ELEMENTS <small>See MPEP Chapter 600 concerning utility patent application contents</small>		ADDRESS TO:	
		Assistant Commissioner for Patents Box Patent Application Washington, DC 20231	
1.	<input checked="" type="checkbox"/> *Fee Transmittal Form (e.g., PTO/SB/17) <small>(Submit an original, and a duplicate for fee processing)</small>	6.	<input type="checkbox"/> Microfiche Computer Program (Appendix)
2.	<input checked="" type="checkbox"/> Specification <small>(preferred arrangement set forth below)</small> - Descriptive title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R&D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claim(s) - Abstract of the Disclosure	[Total Pages] 20	7. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission <small>(if applicable, all necessary)</small> a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identical of above copies
3.	<input checked="" type="checkbox"/> Drawing(s) (35 USC d113)	[Total Sheets] 8	8. <input type="checkbox"/> Assignment Papers (cover sheet & Documents(s))
4.	Oath or Declaration	[Total Pages]	9. <input type="checkbox"/> 37 CFR §3 73(b) Statement <small>(when there is an assignee)</small> <input type="checkbox"/> Power of Attorney
a.	<input type="checkbox"/> Newly Executed (original or copy)		10. <input type="checkbox"/> English Translation Document (if applicable)
b.	<input type="checkbox"/> Copy from a prior application (37 CFR §1 63(d)) <small>(for continuation/divisional with Box 17 completed)</small>		11. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations
[Note Box 5 below]			
i.	<input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR §1 63(d)(2) and 1.33(b).	12. <input type="checkbox"/> Preliminary Amendment	
5.	<input type="checkbox"/> Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.	13. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) <small>(Should be specifically itemized)</small>	
14. <input type="checkbox"/> Small Entity Statement(s) <input type="checkbox"/> Statement filed in prior application <small>(PTO/SB/09-12)</small> <input type="checkbox"/> Status still proper and desired			
15. <input type="checkbox"/> Certified Copy of Priority Document(s) <small>if foreign priority is claimed</small>			
16. <input type="checkbox"/> Other:			

*A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment:

 Continuation Divisional Continuation-in-part (CIP)

of prior application No: / .

Prior application information: Examiner _____ Group / Art Unit: _____

18. CORRESPONDENCE ADDRESS

23494



Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)



Correspondence address below

NAME			
ADDRESS			
CITY	STATE	ZIP CODE	
COUNTRY	TELEPHONE	FAX	

Name (Print/Type)	Dwight N. Holmbo	Registration No. (Attorney/Agent)	36,410
Signature	Dwight N. Holmbo		Date

Burden Hour Statement: This form is estimated to take 0 2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office Washington, DC 20231 DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

10-24-00

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

FEE TRANSMITTAL

Patent fees are subject to annual revision on October 1.

These are the fees effective October 1, 1997

Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.

Complete If Known

Application Number	N/A
Filing Date	10/24/00
First Named Inventor	Robert B. Staszewski
Examiner Name	N/A
Group / Art Unit	N/A
Attorney Docket No.	TI-30674

TOTAL AMOUNT OF PAYMENT

(\$ 808.00)

METHOD OF PAYMENT

1. The Commissioner is hereby authorized to charge to the following Deposit Account,

Deposit Account Number

20-0668

Deposit Account Name

Texas Instruments Incorporated

Charge any additional fee required or credit any overpayment

Charge all indicated fees and any additional fee required or credit any overpayment

2. Payment Enclosed:

Check Money Order Other

FEE CALCULATION**1. BASIC FILING FEE**

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid
101	710	201	355	Utility filing fee	\$710
106	320	206	160	Design filing fee	\$
107	490	207	245	Plant filing fee	\$
108	710	208	355	Reissue filing fee	\$
114	150	214	75	Provisional filing fee	\$
SUBTOTAL (1)				\$710.00	

2. EXTRA CLAIM FEES

		Extra Claims	Fee from below	Fee Paid
Total Claims	21	-20** =	1 x 18 =	18
Independent Claims	4	-3** =	1 x 80 =	80
Multiple Dependent			270 =	0

**or number previously paid, if greater; For Reissue, see below

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description
103	18	203	9	Claims in excess of 20
102	80	202	40	Independent Claims in excess of 3
104	270	204	135	Multiple dependent claims in excess of 3
109	80	209	40	**Reissue independent claims over original patent
110	18	210	9	**Reissue claims in excess of 20 and over original patent
SUBTOTAL (2)				(\$98)

FEE CALCULATION (continued)**3. ADDITIONAL FEES**

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for reply within first month	
116	400	216	200	Extension of time within second month	
117	950	217	475	Extension of time within third month	
118	1,510	218	755	Extension of time within fourth month	
128	2,060	228	1,030	Extension of time within fifth month	
119	310	219	155	Notice of Appeal	
120	310	220	155	Filing a brief in support of an appeal	
121	270	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidable	
141	1,320	241	660	Petition to revive - unintentional	
142	1,320	242	660	Utility issue fee (or reissue)	
143	450	243	225	Design issue fee	
144	670	244	335	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt.	
581	40	581	40	Recording each patent assignment per property (time number of properties)	
146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))	
149	790	249	395	For each additional invention to be examined (37 CFR 1.129(b))	

Other fee (specify) _____

Other fee (specify) _____

*Reduced by Basic Filing Fee Paid

SUBTOTAL (3) _____

Complete (if applicable)

SUBMITTED BY			
Typed or Printed Name	Dwight N. Holmbo	Date	Reg. Number
Signature	Dwight N. Holmbo	10-24-00	Deposit Account User ID
			N/A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re the Application of:

Docket No.: TI-30674

Robert B. Staszewski, et al.

Examiner: To Be Determined

Serial No.: To Be Determined

Art Unit: To Be Determined

Filed: 10/24/00

For: HYBRID OF PREDICTIVE AND CLOSED-LOOP PHASE-DOMAIN
DIGITAL PLL ARCHITECTURE

PRELIMINARY AMENDMENT

Assist. Commissioner for Patents

"EXPRESS MAILING" Mailing Label No.
EL547741746US, Date of Deposit: October 24, 2000.

Box Patent Application


Washington, DC 20231

Dear Sir:

Please amend the specification by inserting before the first line the sentence:

This application claims priority under 35 USC § 119 (e) (1) of
Provisional Application Number 60/186,251, filed 3/01/00; and
Provisional Application Number 60/198,907, filed 4/20/00.

Respectfully submitted,


Dwight N. Holmbo
Registration No. 36,410
Attorney for Applicants

Texas Instruments Incorporated
P.O. Box 655474 M/S 3999
Dallas, TX 75265
(972) 917-5285
(972) 917-4418

HYBRID OF PREDICTIVE AND CLOSED-LOOP PHASE-DOMAIN DIGITAL PLL ARCHITECTURE

Related Patent Applications

5 This application claims the benefit, under 35 U.S.C. §119(e)(1), of U.S. Provisional Application No. 60/186,251, entitled *Hybrid of predictive/closed-loop digital PLL operation*, filed March 1, 2000 by Robert B. Staszewski and Dirk Leipold; and U.S. Provisional Application No. 60/198,907, entitled *PLL loop compensation scheme for the frequency/phase modulation*, filed April 20, 2000 by Robert B. Staszewski, Ken Maggio 10 and Dirk Leipold.

This application is related to U.S. Patent Application S/N 09/603,023, entitled *Digital Phase-Domain PLL Frequency Synthesizer*, docket number TI-30677, filed June 26, 2000, by Robert B. Staszewski and Dirk Leipold; and U.S. Patent Application S/N 09/608,317, entitled *Digital Fractional Phase Detector*, docket number TI-30676, filed 15 June 30, 2000, by Robert B. Staszewski and Dirk Leipold, both applications assigned to the assignee of the present invention and incorporated by reference in their entirety herein.

Background of the Invention

1. Field of the Invention

This invention relates generally to phase lock loops, and more particularly to an all-digital phase-domain phase-lock loop (PLL) that employs a hybrid of predictive and closed-loop architectures.

25

2. Description of the Prior Art

Open-loop modulation techniques for data transmission are well-known in the prior art, and exhibit undesirable frequency wander and drift. Feed forward, closed-loop modulation techniques with phased-lock loop compensation for data transmission are also 30 well known in the prior art. These closed-loop solutions use an analog compensation that

is only approximate because of component matching difficulties and disagreement between the transfer functions.

The idea of phase compensating a phase locked loop (PLL) by digitally integrating the transmit modulating data bits and using the integrator output to shift the 5 phase of the reference clock signal, while the Gaussian filtered data directly frequency modulates the VCO has been disclosed by M. Bopp et al., "A DECT transceiver chip set using SiGe technology," *Proc. of IEEE Solid-State Circuits Conf.*, sec. MP4.2, pp. 68-69, 447, Feb. 1999. This approach however, is rather analog in nature and therefore requires precise component matching, of not only the VCO, but also the phase shifter.

10 A similar feed-forward compensation method which also requires a precise knowledge of the ever-changing model of the VCO and other analog circuits has been disclosed by B. Zhang, P. Allen, "Feed-forward compensated high switching speed digital phase-locked loop frequency synthesizer," *Proc. Of IEEE Symposium on Circuits and Systems*, vol.4, pp. 371-374, 1999.

15 In view of the foregoing, it is highly desirable to have a digitally-intensive PLL architecture that is compatible with modern CMOS technology in order to reduce parameter variability generally associated with analog circuits.

Summary of the Invention

The present invention is directed to a hybrid of a predictive and closed-loop PLL technique and its most preferred application to implement a direct oscillator transmit modulation. An all-digital type-I PLL loop includes a digitally-controlled oscillator (DCO) where the DCO control and resulting phase error measurements are in numerical format. The current gain of the DCO is easily predicted by simply observing the past phase error responses to the DCO. With a good estimate of the current oscillator gain, normal DCO control can then be augmented with the “open loop” instantaneous frequency jump estimate of the new frequency control word command. The resulting phase error is expected to be very small and subject to the normal closed PLL loop correction transients.

According to one embodiment, a digital phase-locked loop with a modulation circuit comprises:

a digital phase-locked loop having a phase detector, a loop filter and a digitally-controlled oscillator (DCO), wherein the DCO is responsive to an oscillator tuning word (OTW) to generate a DCO output clock, and further wherein the phase detector is responsive to a channel selection signal, a modulating data signal and the output clock generated by the DCO to generate a phase detector output signal, and further wherein the loop filter generates a filtered phase error in response to the output signal generated by the phase detector; and
a direct modulator operational in response to the filtered phase error and the modulating signal to generate the OTW.

According to another embodiment, a phase-locked loop with a modulation circuit comprises:

a digitally-controlled oscillator responsive to an oscillator tuning word (OTW) to generate an oscillator output clock;
a direct modulator operational in response to a modulating signal and a filtered phase error to generate the OTW; and

an accumulator circuit operational in response to a frequency division ratio command, the modulating data signal and clock edge counts associated with the oscillator output clock to generate the phase error.

According to still another embodiment of the present invention, a digital phase-domain 5 phase-locked loop circuit comprises:

a digitally-controlled oscillator (DCO);

a gain element feeding the DCO and operational to compensate DCO gain in response to a loop gain signal such that the DCO gain will have substantially no effect on loop behavior;

10 an oscillator phase accumulator operational to accumulate DCO generated clock edges;

a reference phase accumulator operational to accumulate a frequency division ratio command and a modulating data signal and to generate an accumulated frequency control word (FCW) therefrom;

15 a phase detector operational to compare the accumulated FCW and the accumulated DCO generated clock edges and generate a phase error in response thereto; and

a direct modulator operational in response to the modulating data signal and the phase error to generate the loop gain signal.

20 According to still another embodiment of the present invention, a method of operating a phase-locked loop having a digitally-controlled oscillator comprises the steps of:

(a) providing a phase-locked loop including a digitally-controlled oscillator (DCO) having a gain K_{DCO} , a phase detector, and a loop filter, wherein the DCO is responsive to an oscillator tuning word (OTW) to generate a DCO output clock having a frequency f_V , and further wherein the phase detector is responsive to a channel selection signal, a modulating data signal and the output clock to generate a phase detector output signal, and further wherein the loop filter generates a filtered phase error in response to the phase detector output signal;

25 (b) providing a direct modulator operational in response to the filtered phase error and the modulating data signal to generate the OTW;

(c) communicating a channel selection signal to the phase detector and simultaneously communicating a calibration modulating data signal to both the phase detector and the direct modulator, and observing a change $\Delta\phi$ in the phase detector output signal in response to a given change Δx in the OTW; and

5 (d) estimating a DCO gain \hat{K}_{DCO} , defined by $\hat{K}_{DCO} = \frac{\Delta\phi}{\Delta x} \cdot f_{ref}$ such that the DCO

gain K_{DCO} can be compensated to substantially remove its effects on loop behavior.

In one aspect of the invention, a hybrid of predictive and closed PLL loop techniques is used to estimate and compensate for the gain of a DCO.

10 In another aspect of the invention, a hybrid of predictive and closed PLL loop techniques is used to minimize undesirable parameter variability normally associated with analog circuits.

In yet another aspect of the invention, a hybrid of predictive and closed PLL loop techniques is used to directly implement oscillator frequency/phase transmit modulation to minimize system transmitter requirements.

15 In still another aspect of the invention, a hybrid of predictive and closed PLL loop techniques is used to implement an all-digital phase-domain PLL frequency synthesizer that accommodates the “BLUETOOTH” standard.

20 In still another aspect of the invention, a hybrid of predictive and closed PLL loop techniques employs fractional phase error correction such that a digitally-controlled oscillator gain can be compensated to substantially remove its effects on PLL loop behavior.

Brief Description of the Drawings

Other aspects and features of the present invention and many of the attendant advantages of the present invention will be readily appreciated as the same become better understood by reference to the following detailed description when considered in connection with the accompanying drawings in which like reference numerals designate like parts throughout the figures thereof and wherein:

Figure 1 is a simplified block diagram illustrating a phase-domain all-digital synchronous PLL loop synthesizer;

10 Figure 2 is a simplified block diagram that exemplifies fractional phase error correction implemented with the phase-domain all-digital synchronous PLL loop synthesizer depicted in Figure 1;

15 Figure 3 is a block diagram illustrating direct oscillator modulation with a straightforward PLL loop compensation scheme according to one embodiment of the present invention;

Figure 4 is a block diagram illustrating direct oscillator modulation with a PLL loop compensation scheme according to another embodiment of the present invention;

Figure 5 is a block diagram illustrating partially-direct oscillator modulation with a PLL loop compensation scheme according to one embodiment of the present invention;

20 Figure 6 is a block diagram illustrating partially-direct oscillator modulation with a PLL loop compensation scheme according to another embodiment of the present invention;

25 Figure 7 is a block diagram illustrating direct oscillator modulation with a PLL loop compensation within a general digital PLL architecture according to one embodiment of the present invention; and

Figures 8(a)-8(d) show a simulated response of the closed-loop type-I *all-digital phase-locked loop* (ADPLL) synthesizer illustrated in Figure 5 to the direct BT=0.5 GFSK modulation (“BLUETOOTH” specification) with the loop compensation mechanism depicted in Figure 5 turned on and off.

30 While the above-identified drawing figures set forth alternative embodiments, other embodiments of the present invention are also contemplated, as noted in the

discussion. In all cases, this disclosure presents illustrated embodiments of the present invention by way of representation and not limitation. Numerous other modifications and embodiments can be devised by those skilled in the art which fall within the scope and spirit of the principles of this invention.

Detailed Description of the Preferred Embodiments

Figure 1 is a simplified block diagram illustrating a phase-domain all-digital synchronous PLL loop synthesizer 100. Synthesizer 100 is described more fully in U.S.

5 Patent Application S/N 09/603,023 referenced above and is incorporated by reference herein in its entirety. At the heart of the synthesizer 100 lies a digitally-controlled oscillator (DCO) 102 with a physically-inherent gain of K_{DCO} , defined as an oscillating frequency deviation from the carrier (in Hz) in response to 1 LSB of the input change. DCO 102 is described more fully in U.S. Patent Application entitled *Digitally-Controlled*
10 *L-C Oscillator*, docket number TI-30695, filed on October 5, 2000 by Robert B. Staszewski and Dirk Leipold which is incorporated by reference herein in its entirety. The DCO 102 oscillator, together with the DCO gain normalization f_{ref}/\hat{K}_{DCO} multiplier
15 104, logically comprise the normalized DCO (nDCO) 106. The DCO 102 gain normalization decouples the phase and frequency information throughout the system 100 from the process, voltage and temperature variations. The phase information is
15 normalized to 2π radians of the oscillator 102, whereas the frequency information is normalized to an external reference frequency f_{ref} . As described herein below, the \hat{K}_{DCO} estimate is another input and is calculated entirely in the digital domain by observing the past phase error responses to the previous DCO 102 or nDCO 106 phase error
20 corrections.

A normalized loop gain α multiplier 108 can be seen feeding the nDCO 106. The normalized proportional loop gain constant α is a programmable PLL loop parameter that controls the loop bandwidth. It is defined as how much phase attenuation is expected to be observed at the phase detector output in response to a certain change in the phase
25 detector output at the previous reference clock cycle.

The PLL loop is a synchronous all-digital phase-domain architecture that arithmetically compares the accumulated *frequency control word* (FCW) in the reference phase accumulator $R_R(k)$ 110 with the DCO 102 clock edge count in the variable phase accumulator $R_V(k)$ 112 in order to arrive at the phase error correction. Not shown is the
30 coarse integer phase error being compensated by the finer fractional error correction in

order to increase the phase resolution of the system 100, such as described in U.S. Patent Application S/N 09/608,317 referenced herein above. The FCW input 114 to the reference phase accumulator 110 is used to establish the operating frequency of the desired channel and it is expressed in a fixed-point format such that 1 LSB of its integer 5 part corresponds to the f_{ref} reference frequency. Figure 2 is a simplified block diagram that exemplifies fractional phase error correction 200 implemented with the phase-domain all-digital synchronous PLL loop synthesizer 100 depicted in Figure 1.

With continued reference now to Figure 1, the oscillating frequency f_V 116 could be dynamically controlled by directly adding the modulating data $y(k)$ to the channel 10 command of the reference phase accumulator input FCW 114. Generally, direct frequency or phase transmit modulation of a PLL loop of a RF frequency synthesizer is rather a challenging task. In order to attenuate the reference spurs, the PLL bandwidth is usually kept low. This effectively prevents an application of closed loop modulation if the modulating data rate is not much smaller than the loop bandwidth. The direct closed-loop 15 modulation of the DCO frequency 116 is considered however, to be a more cost effective solution than the alternative of an image reject quadrature modulator.

Taking advantage of the predictive capabilities of the all-digital PLL loop as now described below could dramatically enhance the PLL loop operation. The nDCO 106 does not necessarily have to follow the modulating FCW command discussed herein 20 above with the normal PLL loop response. In the phase-domain all-digital synchronous PLL loop synthesizer 100 shown in Figures 1 and 2, for example, where the nDCO 106 control and the resulting phase error measurement are in numerical format, it is easy to predict the current \hat{K}_{DCO} gain of the oscillator 106 by simply observing the past phase error responses to the previous DCO 102 or nDCO 106 corrections. With a good 25 estimate of the \hat{K}_{DCO} gain, the normal DCO control could be augmented with the “open loop” instantaneous frequency jump estimate of the new FCW command. The resulting phase error should be small and subject to the normal closed PLL loop correction transients.

Since the time response of this type-I PLL loop is very fast (less than a few μs), 30 the prediction feature is less important for channel hopping, where the allowed time is much greater. It is, however, essential to realize the direct frequency synthesizer

modulation in the *Gaussian frequency shift keying* (GFSK) modulation scheme of “BLUETOOTH” or GSM, as well as the chip phase modulation of the 802.11b or Wideband CDMA.

Figure 3 is a block diagram illustrating a technique 300 for implementing direct oscillator modulation with a straightforward PLL loop compensation scheme according to one embodiment of the present invention. The DCO frequency 116 is directly modulated in a feed-forward manner such that it effectively removes the loop dynamics from the modulating transmit path. The rest of the loop however, including all error sources, operates under the normal closed-loop regime. The modulating data $y(k)$ at the upper feed 302 directly affects the oscillating frequency with the transfer function:

$$h^{f_{dir}}(k) = \frac{1}{\alpha} \cdot \alpha \cdot \frac{f_R}{\hat{K}_{DCO}} \cdot K_{DCO} = f_R \cdot \frac{K_{DCO}}{\hat{K}_{DCO}} \quad (1)$$

Unfortunately, the PLL loop will try to correct this perceived frequency perturbation integrated over the update period $1/f_R$ and the phase transfer function is:

$$h_{dir}(k) = \frac{1}{f_R} \cdot f_R \cdot \frac{K_{DCO}}{\hat{K}_{DCO}} = \frac{K_{DCO}}{\hat{K}_{DCO}} \quad (2)$$

If the nDCO 106 gain estimate \hat{K}_{DCO} is accurate, the $h_{dir} = 1$.

The transfer characteristic of the PLL loop with only the upper feed 302 is high-pass. The low frequency components of the $y(k)$ data will be integrated in the variable accumulator, thus affecting the oscillator frequency base-line. It is necessary, therefore, to add a phase compensating circuit $R_y(k)$ 304, as shown at the lower $y(k)$ feed 306, that would completely subtract the phase contribution of the upper $y(k)$ direct modulation feed 302 into the PLL loop if the DCO gain could be estimated correctly. The phase compensating transfer function is:

$$h_{comp}(k) = 1 \quad (3)$$

Figure 4 is a block diagram illustrating a technique for implementing direct oscillator modulation with a PLL loop compensation scheme 400 according to another embodiment of the present invention. The PLL loop compensation scheme 400 merges the phase compensation accumulator $R_Y(k)$ 304 with the reference phase accumulator $R_R(k)$ 110. The frequency control word (FCW) now becomes the sum of the channel and modulating data $y(k)$ signals which is more intuitive. This direct oscillator modulation with the PLL compensating scheme 400 works best in a digital implementation since almost perfect compensation can be achieved. It can be appreciated by those skilled in the art that the foregoing scheme 400 will function equally well with a higher order PLL loop.

Figure 5 is a block diagram illustrating a technique for implementing partially-direct oscillator modulation with a PLL loop compensation scheme 500 according to one embodiment of the present invention. When the direct modulation slider 502 gain is set to zero, the transmit modulating data $y(k)$ undergoes the normal attenuation of the PLL loop low-pass filtering characteristics. When the direct modulation slider 502 gain is set to one however, the direct path, left $y(k)$ 504, will fully undo the loop response due to the feedforward transmit data path, right $y(k)$ 506. It can be appreciated the slider 502 gain value could also be set somewhere between the two extremes of 0 and 1 for partial direct modulation. Selective attenuation, as used herein, then means, either no attenuation, complete attenuation, or anything in between the two extremes of no attenuation and complete attenuation.

Figure 6 is a block diagram illustrating a technique for implementing partially-direct oscillator modulation with a PLL loop compensation scheme 600 according to another embodiment of the present invention. If the loop parameter α is simply a power of two, which might seem quite adequate, then the architecture 500 depicted in Figure 5 is a good choice since the *alpha* loop gain multiplier 108, if implemented as a bit shift operator, can be merged with the DCO gain normalization element 602. Those skilled in the art will appreciate implementation of a $1/\alpha$ operator is equally trivial. If, however, α is a combination of a few power-of-two numbers, i.e., low resolution mantissa, then the structure 600 illustrated in Figure 6 is preferred since the inverse operation $1/\alpha$ is no longer necessary.

Figure 7 is a block diagram illustrating direct oscillator modulation with a PLL loop compensation within a general digital PLL architecture 700 according to one embodiment of the present invention. PLL 702 includes a DCO 102, phase detector 704 and loop filter 706. A conventional PLL that could be used to practice the present invention may include a VCO, a frequency prescaler and divider, phase detector, loop filter and a digital to analog converter (DAC) that makes it possible to control the oscillating frequency through a digital word. The modulating data $y(k)$ 710 is dynamically added to the channel frequency information 712 in order to affect frequency or phase of the oscillator 102 output f_V 116. This could be accomplished, for example, by controlling the frequency division ratio of the fractional-N PLL loop 702. The direct modulation structure 720 is inserted somewhere between the loop filter 706 and the oscillator 102 such as depicted in Figure 7. Gain of the direct modulating path from $y(k)$ 710 to the oscillator 102 input should be $\frac{f_{ref}}{K_{DCO}}$ if $y(k)$ is expressed as the unitless fractional division ratio.

The only unknown parameter of the system 700 is the DCO 102 gain K_{DCO} , as discussed herein before. An estimate of the DCO 102 gain K_{DCO} , could be performed entirely in the digital domain by observing the past phase error responses to the previous DCO 102 or nDCO 106 phase error corrections.

$$20 \quad K_{DCO} = \frac{\Delta f}{\Delta x} \quad (4)$$

where, Δf is an oscillating frequency deviation in response to a Δx change to the digital *oscillator tuning word* (OTW) input 730 . K_{DCO} should be fairly linear with respect to the input, otherwise, the DCO gain could be generalized as being a function $K_{DCO}(x)$ of the input x (which is OTW).

$$K_{DCO}(x) = \frac{\Delta f}{\Delta x} \quad (5)$$

The frequency deviation Δf can not be readily measured. It can however, be ascertained by observing the accumulated phase $\Delta\phi$ (expressed as a fraction of the DCO 102 clock period) in the observation interval of the phase detector 706 update, which is equal to the frequency reference clock period T_{ref} .

5

$$\Delta f = \frac{\Delta\phi}{T_{ref}} = \Delta\phi \cdot f_{ref} \quad (6)$$

Equation 6 can then be combined with equation 5 to provide an estimated gain

10

$$\hat{K}_{DCO}(x) = \frac{\Delta\phi}{\Delta x} \cdot f_{ref} \quad (7)$$

where, equation 7 allows one to calculate the local value, i.e., for a given DCO 102 input x , (which is OTW), of the oscillator gain K_{DCO} by observing the phase detector 704 output $\Delta\phi$ being a response to the Δx input perturbation at the previous reference clock cycle. Naturally, f_{ref} is the system 700 parameter that is, for all practical purposes, known exactly. Those skilled in the art can appreciate that since the phase detector 704 can have a nonzero resolution, a larger Δx may be required to observe a statistically significant response in $\Delta\phi$. Most preferably, the estimate of K_{DCO} is averaged over a number of measurements. The estimate of K_{DCO} can be stored in a table for some period of time.

15 Preferably, the oscillator gain K_{DCO} is re-estimated periodically, especially in response to changes in PLL operating conditions such as temperature and/or voltage changes.

20 Figures 8(a)-8(d) show a simulated response of the closed-loop type-I *all-digital phase-locked loop* (ADPLL) synthesizer 500 illustrated in Figure 5 to the direct BT=0.5 GFSK modulation (“BLUETOOTH” specification) with the loop compensation mechanism 502 depicted in Figure 5 turned on and off. The simulated response was obtained for a normalized loop gain $\alpha = 0.05$, where a critically-damped loop corresponds to $\alpha = 1.0$. Throughout the simulation, the maximum frequency deviation is set at 160 kHz, which corresponds to the modulation index of 0.32. The upper Figures 8(a) and 25 8(c) depict the digital phase detector output to the nDCO 106; and the lower Figures 8(b) and 8(d) depict the digital phase detector output to the pDCO 108.

and 8(d) depict the respective instantaneous DCO 102 period deviation in ps units. The fractional phase detector resolution Δt_{res} is 10 ps in each case (transmit modulation loop compensation scheme turned-off in Figures 8(a) and 8(b) and turned-on in Figures 8(c) and 8(d)). A 10 ps resolution can be achieved, for example, using an advanced CMOS process.

In summary explanation of the foregoing, reducing the normalized loop gain α to obtain adequately fine frequency resolution decreases the closed-loop PLL bandwidth such that it starts affecting the shape of the modulating 1 Mbps GFSK waveform. A closed-loop modulation method might therefore be adequate for a GSM system where the modulating frequency is on the order of tens of kHz. For “BLUETOOTH” however, and especially for lower normalized loop gain α , it is necessary to amend the straightforward closed-loop GFSK modulation method with a PLL loop compensation scheme that will remove the loop dynamics from the modulating path. The present hybrid of predictive and closed-loop PLL operation achieves the requisite functionality by ensuring that only the modulating path operates in an open-loop fashion, while the rest of the loop, including all error sources, operate under the normal closed-loop regime.

In view of the above, it can be seen the present invention presents a significant advancement in the art of digital PLL schemes and associated methods. This invention has been described in considerable detail in order to provide those skilled in the digital PLL art with the information need to apply the novel principles and to construct and use such specialized components as are required. In view of the foregoing descriptions, it should be apparent that the present invention represents a significant departure from the prior art in construction and operation. However, while particular embodiments of the present invention have been described herein in detail, it is to be understood that various alterations, modifications and substitutions can be made therein without departing in any way from the spirit and scope of the present invention, as defined in the claims which follow. For example, while certain embodiments set forth herein illustrate various hardware implementations, the present invention shall be understood to also parallel structures and methods using software implementations as set forth in the claims.

WHAT IS CLAIMED IS:

1. A digital phase-domain phase-locked loop circuit comprising:
 - a digitally-controlled oscillator (DCO);
 - a gain element feeding the DCO and operational to compensate for DCO gain in response to a loop gain alpha multiplier signal;
 - an oscillator phase accumulator operational to accumulate DCO generated clock edges;
 - a reference phase accumulator operational to accumulate a frequency division ratio command and a modulating data signal and to generate an accumulated frequency control word (FCW) therefrom;
 - a phase detector operational to compare the accumulated FCW and the accumulated DCO generated clock edges and generate a filtered phase error in response thereto;
 - a loop gain alpha multiplier element operational to generate the loop gain alpha multiplier signal in response to a filtered direct modulator output signal; and
 - a direct modulator operational in response to the modulating data signal and the filtered phase error to generate the filtered direct modulator output signal.
2. The digital phase-domain phase-locked loop circuit according to claim 1 wherein the direct modulator comprises:
 - a loop gain alpha inverse multiplier element operational to generate a signal in response to the modulating data signal; and
 - a combinational element feeding the loop gain alpha multiplier element in response to the signal generated by the loop gain alpha inverse multiplier element and further in response to the filtered phase error.
3. The digital phase-domain phase-locked loop circuit according to claim 1 further comprising a direct modulation switch element operational to selectively attenuate a feed-forward path associated with the phase-locked loop circuit.

4. The digital phase-domain phase-locked loop circuit according to claim 1 further comprising an all-pass filter operational to pass a phase error generated via the phase detector to generate the filtered phase error.
5. The digital phase-domain phase-locked loop circuit according to claim 1 wherein the gain element is operational to generate an oscillator tuning word that is a function of a reference frequency f_{ref} and an estimated DCO gain \hat{K}_{DCO} , wherein the function is defined by:
$$\frac{f_{ref}}{\hat{K}_{DCO}}$$
.
6. A digital phase-domain phase-locked loop circuit comprising:
 - a digitally-controlled oscillator (DCO);
 - a gain element feeding the DCO and operational to compensate for DCO gain in response to a direct modulator output signal;
 - an oscillator phase accumulator operational to accumulate DCO generated clock edges;
 - a reference phase accumulator operational to accumulate a frequency division ratio command and a modulating data signal and to generate an accumulated frequency control word (FCW) therefrom;
 - a phase detector operational to compare the accumulated FCW and the accumulated DCO generated clock edges and generate a filtered phase error in response thereto;
 - a loop gain alpha multiplier element operational to generate a loop gain alpha multiplier signal in response to the filtered phase error; and
 - a direct modulator operational in response to the modulating data signal and the alpha multiplier signal to generate the direct modulator output signal.

7. The digital phase-domain phase-locked loop circuit according to claim 6 wherein the direct modulator comprises:

a combinational element operational to combine the modulating data signal and the alpha multiplier signal.

8. The digital phase-domain phase-locked loop circuit according to claim 7 further comprising a direct modulation switch element operational to selectively attenuate a feed-forward path associated with the phase-locked loop circuit.

9. The digital phase-domain phase-locked loop circuit according to claim 6 further comprising an all-pass filter operational to pass a phase error generated via the phase detector to generate the filtered phase error.

10. The digital phase-domain phase-locked loop circuit according to claim 6 wherein the gain element is operational to generate an oscillator tuning word that is a function of a reference frequency f_{ref} and an estimated DCO gain \hat{K}_{DCO} , wherein the function is

defined by: $\frac{f_{ref}}{\hat{K}_{DCO}}$.

11. A phase-locked loop system comprising:

a digitally-controlled oscillator responsive to an oscillator tuning word (OTW) to generate an oscillator clock;

a direct modulator operational in response to a modulating data signal and a filtered phase error to generate the OTW; and

a phase-locked loop (PLL) operational in response to a channel selection signal and the modulating data signal to generate the filtered phase error.

12. The phase-locked loop system according to claim 7 wherein the digitally-controlled oscillator comprises:

- a voltage controlled oscillator; and
- a digital-to-analog converter operational to generate an oscillator tuning voltage in response to the OTW.

13. The phase-locked loop system according to claim 11 wherein the direct modulator comprises a combinational element feeding the digitally-controlled oscillator such that an oscillator gain can be compensated to substantially remove its effects on loop behavior.

14. The phase-locked loop system according to claim 11 further comprising a direct modulation switch element operational to selectively attenuate a feed-forward path associated with the PLL.

15. The phase-locked loop system according to claim 14 wherein a path through the direct modulator is defined by a transfer path gain between the modulation switch element and the digitally-controlled oscillator.

16. The phase-locked loop system according to claim 15 wherein the transfer path gain is dependent upon a reference frequency f_{ref} and an estimated digitally-controlled oscillator gain \hat{K}_{DCO} , is functionally defined as $\frac{f_{ref}}{\hat{K}_{DCO}}$.

17. The phase-locked loop system according to claim 11 wherein the PLL comprises a phase detector feeding an all-pass filter, wherein the phase detector is responsive to the channel selection signal and the modulating data signal to generate a phase error, and wherein the all-pass filter is operational to pass the phase error to generate the filtered phase error.

18. A method of operating a digital phase-locked loop (PLL) comprising the steps of:

- (a) providing a phase-locked loop including a digitally-controlled oscillator (DCO) having a gain K_{DCO} , and a phase detector, wherein the DCO is responsive to an oscillator tuning word (OTW) to generate a DCO output clock having a frequency f_V , and further wherein the phase detector is responsive to a channel selection signal, a modulating data signal and the output clock to generate a phase error;
- (b) providing a direct modulator operational in response to the phase error and the modulating data signal to generate the OTW;
- (c) observing an accumulated phase $\Delta\phi$ in the phase error in response to a given change Δx in the OTW; and
- (d) estimating the DCO gain \hat{K}_{DCO} , defined by $\hat{K}_{DCO} = \frac{\Delta\phi}{\Delta x} \cdot f_{ref}$ such that a DCO gain can be compensated to substantially remove its effects on loop behavior.

19. The method according to claim 18 further comprising the step of:

- (e) repeating step (c) and step (d) a plurality of times to obtain an average value for the estimated DCO gain \hat{K}_{DCO} .

20. The method according to claim 19 further comprising the step of:

- (f) re-estimating the DCO gain \hat{K}_{DCO} , in response to changes in PLL operating parameters such that the DCO gain can be compensated to substantially remove its effects on loop behavior in response to the changes in PLL operating parameters.

21. The method according to claim 18 wherein the accumulated phase $\Delta\phi$ in the phase error is generated via a fractional phase error correction process.

Abstract of the Disclosure

A phase-domain digital PLL loop is implemented using a hybrid of predictive and closed-loop architecture that allows direct DCO oscillator transmit modulation in the GFSK modulation scheme of “BLUETOOTH” or GSM, as well as the chip phase modulation of the 802.11b or Wideband-CDMA. The current gain of the DCO oscillator is predicted by observing past phase error responses to previous DCO corrections. DCO control is then augmented with the “open-loop” instantaneous frequency jump estimate of the new frequency control word.

100




Figure 1




Figure 2




Figure 3

400




Figure 4




Figure 5




Figure 6




Figure 7

ADPLL (11-Apr-2000 15:56:56)




Figure 8(a)

ADPLL (11-Apr-2000 15:51:56)




Figure 8(c)




Figure 8(b)




Figure 8(d)

TI Docket No
TI-30674

APPLICATION FOR UNITED STATES PATENT
DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

**TITLE OF INVENTION: HYBRID OF PREDICTIVE AND CLOSED-LOOP PHASE-DOMAIN DIGITAL PLL
ARCHITECTURE**

POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH

Customer No. 23494

SEND CORRESPONDENCE TO: Dwight N. Holmbo Texas Instruments Incorporated Mail Station 3999 P.O. Box 655474 Dallas, TX 75265		DIRECT TELEPHONE CALLS TO: Dwight N. Holmbo (972) 917-5285 (972) 917-4418 Fax
NAME OF INVENTOR: Robert B. Staszewski	NAME OF INVENTOR: (1) Dirk Leipold	NAME OF INVENTOR: (2) (3) Ken Maggio
RESIDENCE & POST OFFICE ADDRESS: 413 West Murifield Road Garland, Texas 75044	RESIDENCE & POST OFFICE ADDRESS: 3209 Blenheim Plano, Texas 75025	RESIDENCE & POST OFFICE ADDRESS: 6277 Danbury Lane Dallas, Texas 75214
COUNTRY OF CITIZENSHIP: United States	COUNTRY OF CITIZENSHIP: Germany	COUNTRY OF CITIZENSHIP: United States
SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:	SIGNATURE OF INVENTOR:
DATE:	DATE:	DATE: